- Home
- Archives
- 2022
- Vol. 3 Issue 4
- Article
Novel Design of Ternary Arithmetic Circuits
Authors
1Assistant Professor, Dept. of ECE, Santhiram Engineering College, Nandyal, Andhra Pradesh, India. 2345 Student, Dept. of ECE, Santhiram Engineering College, Nandyal, Andhra Pradesh, India.
Article Information
- DOI
- No DOI
- Published In
- Volume 3, Issue 4 (2022)
- Published Online
- July-August 2022
- Pages
- 172-183
- Article Type
- Research Article
- Check for updates
- No DOI available for cross-reference
Abstract
View PDFAbstract: Over the few decades, complementary metal oxide semiconductor technology has led to the development of digital systems. However, the dimension scaling of CMOS approach is limit, to overcome this disadvantage carbon nano tube FETS (CNTFETs) are came into existence. Here changing of the thresholdvoltage of the CNTFETs are possible by varying its dimensions(length, width). They enable new paradigms in circuit designs, such as muti valued logic(MVL). These circuits focus on minimizing the hardware cost by processing more than two values per elementary operation. Therefore, it reduces the inter connection complexity of digital systems compared that of binary logiccircuits. Arithmetic circuits are playing an important key role in many electronic systems such asmicroprocessorsanddigitalsignal process orswith high efficiency. The efficiency of the systems are mainly evaluated by their arithmeticcircuit’s capability.With the help of these CNTFETS, the design of arithmetic circuits like half adder and multiplier will be proposed The above proposed halfadder and multiplieris simulatedby usingtheH-spicesoftware.
Related Articles
Share Article
*Instagram doesn't support direct link sharing from web. Copy the link and share it in your Instagram story or post.