

# Approximate Multipliers Using Static and Dynamic Segmentation: Area, Delay and Power Comparison

Suvitha PS<sup>1</sup>, Varsha Viji VS<sup>2</sup>

<sup>1</sup>Assistant Professor, ECE, IES College of Engineering, Chittilappilly, Kerala, India.

<sup>2</sup>Student, MTech VLSI, IES College of Engineering, Chittilappilly, Kerala, India.

## How to cite this paper:

Suvitha PS<sup>1</sup>, Varsha Viji VS<sup>2</sup>: Approximate Multipliers Using Static And Dynamic Segmentation: Area, Delay And Power Comparison", IJIRE-V4I03-53-56.

Copyright © 2023 by author(s) and  
5<sup>th</sup> Dimension Research Publication.

This work is licensed under the Creative Commons Attribution International License (CC BY 4.0).

<http://creativecommons.org/licenses/by/4.0/>

**Abstract:** In modern days, the energy efficient and high-speed multipliers are increasing a lot. For the applications where if the arithmetic accuracy is compromised, we use approximate multipliers in order to increase the speed or reduce the power and area, which in effectively means to make the system energy efficient. Approximate multipliers are used in error tolerant applications. Here as an existing work, static segmentation is done for the approximate multipliers and dynamic segmentation is done as modified work. For static segmentation, signed and unsigned multipliers are used. Simple error correction techniques are also used for signed multipliers. Dynamic controlled input is given for the dynamic segmentation which can be controlled according to the different applications. A comparison is done in the field of area, power, and delay between static and dynamic multipliers. Static and Dynamic approximate multipliers are very promising and effective technique in the field where error tolerant applications are allowed. These approximate multipliers are mainly used in image processing applications.

**Key Word:** Static and Dynamic segmentation, Error tolerant, Energy Efficient.

## I. INTRODUCTION

As we know, the request for highly efficient and energy saving systems are readily increasing now a days, The birth of approximate multipliers gave a path to the new era of energy savings, high speed and better area requirements. In the applications such as digital image processing, multimedia processing and data mining, the approximate multipliers are used because they are error tolerant applications. The block diagram of approximate multiplier is given in the Figure 1.1, there will be a multiplier and multiplicand. According to the requirement of the application, the segmentation will be done. The segmentation can be statically or dynamically according to our application. Then the partial product is generated. After that the partial product reduction or addition will be done. Error correction mechanism is done in order to reduce the maximum error. Then the multiplier product output is obtained.




Figure 1.1: Block diagram of approximate multiplier

In these circuits a set of  $m$  continuous bits (a member of  $m$  bits) is uprooted from each of the two  $n$ -bits operand, the two parts are in input to a small  $m \times m$  internal multiplier whose affair is suitably shifted to gain the result. This is done for both the signed and unsigned multipliers. Suppose we've  $8 \times 8$  multipliers and we will be segmenting into a member of 5 bits. This can be considered as our approximate multiplier and the result can be attained by the partial product reduction. This is substantially used in the operations where the error can be permitted. But if further error occurs, we will be reducing the error by the help of some error reduction system. So, this type of multiplier can be used for the operation where the delicacy isn't important. The power, area, and delay of the approximate multipliers will be veritably lower than that of the actual multipliers.

## II. RELATED WORK AND MOTIVATION

Energy and Quality efficient approximate multipliers with new approximate compressors which provide quality and energy matrices that reduce energy and power dissipation. [1] Comprehensive survey and a comparative evaluation of recently developed approximate arithmetic circuits under different design constraints. Approximation tolerated more in multipliers than in adders and gave high performance and less power dissipation. [2] Multicores and heterogeneous accelerator-based architectures are a by-product of the quest to obtain improvements in the performance of computing platforms at similar or lower power budgets. It is used in error tolerant applications and the area, power and delay tradeoff takes place. [3] A low-power approximate multiply-accumulate (MAC) unit with reduced area is proposed. [4] Analysis of the architectures of previously proposed compressors to investigate their performance and accuracy. In this article, they propose five high-

accuracy approximate 4:2 compressors [5] A novel inaccurate 4:2 counter that can effectively reduce the partial product stages of the multiplier. [6] A MAC unit, specialized to perform 2D convolution, is designed following the proposed approach and implemented in TSMC 40nm technology in four different configurations. [7] Initial approximate 4:2 compressor that introduces a rather large error to the output and the number of faulty rows in the compressor's truth table is significantly reduced by encoding its inputs using generate and propagate signals. [8] The partial products of the multiplier are altered to introduce varying probability terms. Logic complexity of approximation is varied for the accumulation of altered partial products based on their probability. [9] A scalable approximate multiplier, called truncation- and rounding-based scalable approximate multiplier is presented, which reduces the number of partial products by truncating each of the input operands based on their leading one-bit position. [10]

### III. EXISTING SYSTEM- STATIC SEGMENTATION

Approximate multipliers are normally used in error tolerant applications. Here the static segmentation method is used in order to do the approximation. Here a detailed analysis of SSM are done and propose some improvements to the basic architecture. The main contributions can be summarized as follows. Suppose the static segmentation is done for 5 bits, which means the segmentation is set statically to 8 bits. Approximation happens only at LSB bits only then the error is reduced. Segmenting the operand A into LA and HA. HA is 8 bits from MSB and LA is 8 bits from LSB. Alpha A is (n-m) MSB bits and Sigma A is (n-m) LSB bits. Checking only the variation of MSB bits, Alpha A is checked importantly. Because if any variation happens in the sigma A, it will not affect the results badly. Error will be very less. So we can check for alpha

Considering the new approximated multiplier A' which means statically segmenting A into A' if alpha A is equal to 0, then 4 MSB bits are zeros, A' = LA. If alpha A is not equal to zero, 4 MSB bits are non zeros, then A' = HA. This same logic happens in case of operand B also.




Figure 2.1: Architecture of unsigned Static segmentation with error correction

The above figure shows the architecture of Static segmented multiplier with error correction techniques. A and B are two operands. A is divided into HA and LA. B is divided into LB and HB. Alpha A is given to OR gate and if alpha A is 0, then the multiplexer will be selecting LA. If alpha A is not zero, then mux will be selecting HA. Same happens with operand B also. Then it is given to the multiplier unit. Obviously if alpha A is not equal to zero and alpha B is not equal to zero, then HA × HB will be getting and we must go for correction terms, that means d2, d3, d4 is added with the partial products. Suppose we have n=8 and m=5, LA will be from 0 to 4 bit, and HA will be from 3 to 7 bit. Alpha A will be 5<sup>th</sup>, 6<sup>th</sup>, and 7<sup>th</sup>. If all inputs are zero, then alpha A is zero and alpha B is zero. Output will be LA × LB. If alpha A is zero and alpha B is not equal to zero, then output will be LA × HB. If alpha A is not equal to zero, and alpha B is equal to zero, then output is HA × LB. The correction terms are b<sub>n-1:n-3</sub> and a<sub>n-1:n-3</sub>. They are a<sub>2</sub>b<sub>5</sub>, a<sub>2</sub>b<sub>6</sub>, a<sub>2</sub>b<sub>7</sub>, and b<sub>2</sub>b<sub>5</sub>, b<sub>2</sub>b<sub>6</sub>, b<sub>2</sub>b<sub>7</sub> will be added together. If the mux selecting 00, then output will LA × LB. If 01, then output will be LA × HB. If 10, then HA × LB. If 11, then HA × HB.






Figure 2.2: Unsigned SSM partial product matrix and proposed error correction (n = 8, m = 5)

### IV. PROPOSED SYSTEM-DYNAMIC SEGMENTATION

A hybrid approach is proposed, using a first static segmentation stage and an inner multiplier employing dynamic segmentation. In the existing work, the segmentation was fixed. But in the proposed work, the segmentation is done by dynamically. Inside the fixed part, we are performing the dynamic segmentation. The segmentation is controlled by dynamic input. This dynamic input is dependent on the application.

Remaining P5, P6, P7, P8 are MSB bits. So we will not give dynamic input there as they are MSB bits (errors will be more). We can vary the dynamic input using D1 to D5. If we want to truncate last three columns, D1, D2 and D3 can be set to 0. Those three columns will be eliminated. Accordingly depending upon the application, whichever is needed, we can control the dynamic input. Dynamic input with 11111 will be having less error and with 00000 will be having more error. So based on D value, dynamic segmentation can be performed.

ModelSim software is used for coding and simulating the existing and proposed architectures. ISE Design suites can also be used but the Modelsim software is more user friendly and it has an inbuilt simulation environment which most of the ISE design suites older versions failed to provide. The comparison of area, delay, and power for static and dynamic segmented multipliers is done in Xilinx ISE 8.1i.






Figure 5.5: Power for static segmented multiplier is 128.76 mW



Figure 5.6: Power of dynamic segmented multiplier is 92 mW

## VI.CONCLUSION

The approximate multipliers are considered as the emerging technique that achieve these goals. In this project, investigation of approximate multipliers using static segmentation and dynamic segmentation is done. As we know the approximate multipliers are used in error tolerant applications which sacrifices the accuracy of the results for minimizing power or delay or area. In order to reduce the approximation error, simple and effective correction technique is used. These types of multipliers are applicable in many image processing applications where the error performance is acceptable. It is done for signed and unsigned multipliers. Modification work is done for dynamic segmentation. This project is done in Modelsim and the comparison is done in Xilinx. The comparison in terms of area, delay, and power were done for static and dynamic segmentation. In order to increase the power and reduce the delay or area, and to decrease the hardware complexities, we are mainly using approximate multipliers. For the applications which require less delay and less power, dynamic segmentation multipliers are used. For the applications which require less area, static multipliers are used. Depending upon the application we can decide how to use the circuits whether it is taken for static segmentation or dynamic segmentation by the comparison of area, delay, and power.

## References

1. S. Venkataramani, S.T. Chakradhar, K. Roy, and A. Raghunathan, "Approximate and calculating the question for calculating its effectiveness," in *Proc. 52nd Annu. Design Autom. Conf.*, Jun. 2015, pp. 1–6.
2. Q. Xu, M. Todd, and S.K. Nam, "Approximation computing A check of multipliers," *IEEE Design Test*, vol. 33, no. 1, pp. 8–22, Feb. 2016.
3. W. Liu, F. Lombardi, and M. Schulte, "A retrospective prospective view of approximation computing," *Proc. IEEE*, vol. 108, no. 3, pp. 394–399, Mar. 2020.
4. H. Jiang, F.J.H. Santiago, H. Mo, L. Liu, and J. Han, "Approximation computation circuits A check and characterization, and recent operations," *Proc. IEEE*, vol. 108, no. 12, pp. 2108–2135, Dec. 2020.
5. W. Liu, J. Xu, D. Wang, C. Wang, P. Montuschi, and F. Lombardi, "Design and valuation of approximate logarithmic multipliers for low power error-tolerant operations," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 65, no. 9, pp. 2856–2868, Sep. 2018.
6. M.S. Ansari, B.F. Cockburn, and J. Han, "An advanced fashion of logarithmic multiplier for energy-effective neural computing," *IEEE Trans. Comput.*, vol. 70, no. 4, pp. 614–625, Apr. 2021.
7. R. Pilipovic, P. Bulic, and U. Lotric, "A two-stage operand and its trouncing approximate logarithmic multiplier," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 68, no. 6, pp. 2535–2545, Jun. 2021.
8. M.S. Kim, A.A.D. Barrio, L.T. Oliveira, R. Hermida, and N. Bagherzadeh, "Effective further and further Mitchell's approximate log multipliers for convolutional neural networks," *IEEE Trans. Comput.*, vol. 68, no. 5, pp. 660–675, May 2019.
9. P. Kulkarni, P. Gupta, and M. Ercegovac, "Trading delicacy for power with an under designed multiplier armature," in *Proc. 24th Int. Conf. VLSI Design*, Jan. 2011, pp. 346–351.
10. S. Rehman, W. El-Harouni, M. Shafique, A. Kumar, and J. Henkel, "Architectural-space disquisition of approximate multipliers," in *Proc. 35th Int. Conf. Comput.-backed Design*, Nov. 2016, pp. 1–8.